





# Network Architecture for Silicon Quantum Computing

Jonathan Baugh  
IEEE Santa Clara QC workshop, Oct. 24, 2023






## Outline

- Introduction
- Architecture
- Experimental devices
- Spin qubit simulator
- Conclusions



## Spin qubits: Silicon MOSFET

### Silicon MOS quantum dots




CEA-LETI

- Electron and hole spins in  $^{28}\text{Si}$  MOS (or SiGe) are promising qubits
- Leverage decades of investment/knowledge in silicon; co-integration of classical/quantum circuits; small qubit footprint
- higher T operation ( $\sim 2\text{-}4\text{ K}$ ) relative to superconducting qubits ( $< 0.1\text{ K}$ )

3

## Large-scale QC: quantum error correction

### Surface Codes







- One of the highest error thresholds of any code (close to 1%)
- 2D topology; size adjustable to actual error rates (no concatenation)
- Requires repeated measurements and feed-forward corrections

4

## How do we scale quantum dot spin qubits?

Si MOS electron spin qubits




To factor a 2000 bit RSA number, Fowler et al (2012) estimate **~100 million physical qubits**, 27 hours ( $T_{meas} = 100$  ns)

5

## Proposed architectures

(2016) Silicon CMOS architecture for a spin-based quantum computer


M. Veldhorst,<sup>1,2</sup> H.G.J. Frenck,<sup>1,2</sup> C.H. Yang,<sup>1</sup> and A.S. Dzurak<sup>1</sup>  
<sup>1</sup>QuTech, TU Delft, 2600 GA Delft, The Netherlands  
<sup>2</sup>Centre for Quantum Computation and Communication Technology  
<sup>3</sup>School of Electrical Engineering and Telecommunications,  
 The University of New South Wales, Sydney, NSW 2052, Australia  
<sup>4</sup>Non-Electronic Group, MEMS Institute for Nanotechnology,  
 University of Twente, P.O. Box 217, 7500 AE Enschede, The Netherlands  
 (Received October 5, 2016)



A Crossbar Network for Silicon Quantum Dot Qubits


(2017)

R. Li,<sup>1,2</sup> L. Pan<sup>1,2</sup>, D.P. Fridkin<sup>1,2</sup>, J.P. Dehollain<sup>1,2</sup>, J. Hibon<sup>1</sup>, M. Simchen<sup>1,2</sup>, N.E. Thomas<sup>1</sup>, Z.R. Yousefi<sup>1</sup>,  
 E.J. Simch<sup>1</sup>, S. Wolman<sup>1</sup>, L.M.K. Vandenberg<sup>1,2</sup>, J.S. Clarke<sup>1</sup>, and M. Veldhorst<sup>1,2\*</sup>  
<sup>1</sup>QuTech, Delft University of Technology, P.O. Box 3048, 2600 GA Delft, The Netherlands  
<sup>2</sup>Karol Institute of Nanoscience, Delft University of Technology, P.O. Box 5046, 2600 GA Delft, The Netherlands  
<sup>3</sup>Department of Physics, University of London, P.O. Box 7538, 2000 RJ London, The Netherlands  
<sup>4</sup>Component Research, Intel Corporation, 2302 SW 2798 Ave, Hillsboro, OR 97124, USA  
 \*email address: m.veldhorst@tudelft.nl



6


## Distributed network approach



Nickerson, Li and Benjamin, *Nat. Comm.* (2013)

7

## Node-network for silicon spin qubits




B. Buonacorsi et al, *Quantum Science and Technology* 4, 025003 (2019).


8

### Focus areas of our research


Distributed network architecture




Experiment (MOS QDs)



Spin qubit simulator  
(Python based)




Scalable control circuits &  
cryo-CMOS




9


### Experiment: MOS dots



(a)




(b)




E. B. Ramirez et al, "Few-electrode design for silicon MOS quantum dots", *Semicond. Sci. Technol.* **35** 015002 (2020)

10

### Control of tunnel rate




- MOS device with no explicit barrier gates
- Tunnel rates still tunable over  $\sim 8$  orders



11


### Linear QD arrays

Double dot




$$\begin{matrix}
 & \text{D1} & \text{D2} \\
 \text{D1} & \left( \begin{matrix} 16.9 \pm 0.6 & 0.8 \pm 0.4 \end{matrix} \right) \\
 \text{D2} & \left( \begin{matrix} 0.8 \pm 0.2 & 17.5 \pm 0.2 \end{matrix} \right)
 \end{matrix} \text{ aF}$$

Triple dot




12

## Magneto-spectroscopy and valley states




- Spin filling of first 3 electrons
- Crossover at 2.5 T due to excited valley state, 290  $\mu\text{eV}$  gap for this device



13

## Quantum dot simulation

- Electrostatically-defined Quantum Dots (QDs)
  - Plunger gates =  $V1, V2, \dots$
  - Tunnel gates =  $W1, W2, \dots$
- Addressing/Manipulating Qubits
  - $g$ -factor modulation (Stark effect)
  - Heisenberg exchange coupling
  - Electron spin resonance (ESR)




14

### QuDiPy (quantum dot simulations in python)

- Solve 3D Poisson equation
  - NextNano++ (S. Birner et al., 2007)
- Determine effective parameters (spin Hamiltonian)
- Apply optimal control methods

Top View




N-qubit Hamiltonian (rotating frame)

$$H(t) = \mu_B \sum_{j=1}^N \left\{ \frac{g_j(t) - g_0}{2} B_0 Z_j + B_{ext}(t) [\cos \phi(t) X_j + \sin \phi(t) Y_j] \right\} + \sum_{j=1}^{N-1} \frac{J_{j,j+1}(t)}{4} \vec{\sigma}_j \cdot \vec{\sigma}_{j+1}$$

Map effective parameter controls back to experimental controls,  $\vec{V}(t), \vec{B}_{RF}(t)$

Side View



15

## Simulator Modules

Circuit

Control

Spin Evolution


Dot Array

16


attend.ieee.org/qc-dcep

8






17





18




Prof. Lan Wei

## Control circuits and cryo-CMOS





R. Absar et al., Scalable Addressing Circuits for a Surface Code Silicon-based Quantum Computer, TechRxiv pre-print (2023)



@ low T

Hazem Elgabra (2023). Cryogenic CMOS Compact Modeling for Cryo-Electronic Applications. <http://hdl.handle.net/10012/19966>

## Summary

- ❑ Distributed network architecture for silicon QC
- ❑ Small linear qubit arrays, space for wiring, co-integration
- ❑ Simplified MOS QD (shuttling, charge sensing)
- ❑ Realistic multi-qubit simulation

1. B. Buonacorsi et al, *Quantum Science and Technology* **4**, 025003 (2019).
2. E. B. Ramirez et al, *Semicond. Sci. Technol.* **35** 015002 (2020).
3. QuDiPy - <https://maincsg.github.io>
4. R. Absar et al., Scalable Addressing Circuits for a Surface Code Silicon-based Quantum Computer, *TechRxiv* pre-print (2023)





## Acknowledgements

Dr. Francois Sfigakis  
Bohdan Khromets  
Andrew Jordan  
Zach Merino  
Rubaya Absar  
Brandon Buonacorsi

Prof. Lan Wei

