

# A Scalable Architecture for Integrating Spin Qubits with Cryogenic Electronics

*Rene Otten* - 24.10.2023


**ARQUE IQI**




Quantum  
Technology  
Group

**RWTHAACHEN**  
UNIVERSITY










# SiGe Spin Qubits are an ideal platform for integration

## Delft



## Intel




„Semiconductor spin qubits are promising candidates for quantum computing because of their long coherence and compatibility with semiconductor technology“.


## Coherence and control fidelity at or near required level

| Lifetime of quantum states | Single qubit error rate | Two qubit error rate |
|----------------------------|-------------------------|----------------------|
| 30 ms                      | 0.05 %                  | 0.2 %                |

# Formulating an full stack approach for integration




**Integrate everything into single package**



*How can we match qubit spacing with size of electronics (and connections)?*



# Electron shuttling in a spin bus can relax the qubit pitch



SiGe devices are compatible with industry fabs






Periodic layout limits necessary connections



Native spin qubit pitch is too small for integration



Philips et al., arXiv:2202.09252v1  
Kuenne, Willmes *et al.* arXiv:2306.16348 (2023)  
Langrock *et al.* PRXQuantum **4**, 020305 (2023)  
Xue *et al.* arXiv:2306.16375 (2023)  
Struck *et al.* arXiv:2307.04897 (2023)

# We can create a moving potential with 4 signals




Charge Shuttling with >99 % fidelity possible

# Coherent shuttling is the next step towards a scalable system







# Load and separate an EPR-Pair





- DQD (4,0)-(3,1) → wider Pauli Spin Blockade (PSB)
  - Barrier to SET closed → longer PSB region
- I** Initialization of S(4,0) EPR pair
  - S** Separation into S(3,1), interdot barrier closed and shuttle → S- $T_0$  oscillations due to  $\Delta E_z$
  - P** S(4,0)/T(3,1) via PSB
  - F** Freezing of charge state and readout

# We observe coherent oscillations after shuttling








# Coherence remains even for larger distances






- Shuttling back and forth multiple times
- Shuttling for up to  $1.68 \mu\text{m}$



# We define a scalable unitcell based on shuttling




# Our architecture easily implements surface code




- Data qubit
- Ancilla qubit:  $\hat{X}$  stabilizer
- Ancilla qubit:  $\hat{Z}$  stabilizer



# First devices fabricated by industry partners




- First devices fabricated by Infineon
- State of the art performance and noise levels
- **Next:** Integration of micro-magnets and qubit measurements






# Next steps towards a fully integrated spin qubit processor

## Validation of quantum layer



## Integration of custom electronics



Talk by Lea Schreckenberg tomorrow

**ZEA-2/FZJ**

*Lea Schreckenber*

*Patrick Vliex*

*Lotte Geck*

*Stefan van Waasen*

**RWTH Aachen University**

*Matthias Künne*

*Simon Humpohl*

*Hendrik Bluhm*

*Ran Xue*

*Jij-Sian Tu*

*Inga Seidler*

*Tom Struck*


*Mats Vollmer*

*Tobias Offermann*

*Lino Visser*

*Alexander Willms*

*Till Huckemann*



**ARQUE**

**IQI**



**RWTHAACHEN  
UNIVERSITY**

