



Waferscale Superconducting MCM

Rabindra N. Das

 **LINCOLN LABORATORY**
MASSACHUSETTS INSTITUTE OF TECHNOLOGY

244 Wood Street ■ Lexington, Massachusetts 02421-6426

DISTRIBUTION STATEMENT A. Approved for public release. Distribution is unlimited.

This material is based upon work supported by the Under Secretary of Defense for Research and Engineering under Air Force Contract No. FA8702-15-D-0001. Any opinions, findings, conclusions or recommendations expressed in this material are those of the author(s) and do not necessarily reflect the views of the Under Secretary of Defense for Research and Engineering.


© 2023 Massachusetts Institute of Technology.

Delivered to the U.S. Government with Unlimited Rights, as defined in DFARS Part 252.227-7013 or 7014 (Feb 2014). Notwithstanding any copyright notice, U.S. Government rights in this work are defined by DFARS 252.227-7013 or DFARS 252.227-7014 as detailed above. Use of this work other than as specifically authorized by the U.S. Government may violate any copyrights that exist in this work.




- Superconducting Electronics For High-Performance Computing
- S-MCM Flip-Chip Approach
- Objectives
- S-MCM packaging
- Large MCM with single mask exposure
- Snitched MCM
- Waferscale MCM
- Summary






MIT-LL SCE Fabrication Process



- *High speed and ultralow switching energy*
- *Lossless data transmission*
- *Waferscale integration*




Superconducting Multi-Chip Module (S-MCM)




Superconducting MCM

- 50-ohm clock line
- 10-20-ohm data line
- μ-bump pitch: 35 μm



Cross sectional view





Advantages of MCM Process:

- μ-bump on MCM side
- Known good chips
- Combine multiple technologies



16 Chip MCM



16-chip MCM:32mm X 32mm
SFQ Chip:5mmX5mm






Develop a cryogenic package with the following attributes:


- Large MCM
 - Single mask exposure (>32mmX32mm)
 - Stitched mask (Stitched MCM)
 - Combined lithography (Waferscale MCM)
- Large scale integration
 - Accommodate multiple size chips
- Reliable
- Compatible with SFQ, CMOS and Qubit packaging





S-MCM Packaging




Bumped S-MCM



S-MCM









Flip-chip S-MCM attached to PCB for 4K testing



I-V curve of flip-chip S-MCM daisy-chain tested at 4K





Solder Coated μ -Bump



Representative I-V curves of 20x20mm² flip-chip daisy chains at 4K
Resistance: 50-100 $\mu\Omega$ /bump @4K

Demonstrate flip-chip packaging of 20 x 20 mm² chips on MCM


Large MCM




- Demonstrate 0.8-mm lines around periphery for 48 x 48 mm² MCM with single mask exposure
- Demonstrate MCM bonding with two 20 x 20 mm² chips



Large Superconducting Chip



MCM:32mmX32mm
16 (5mmX5mm) chips



MCM:48mmX48mm
2 (20mmX20mm) chips




Stitched S-MCM



Stitched MCM (70mmX70mm)


5	B	A	B	A	B	A
4	A	B	A	B	A	B
3	B	A	B	A	B	A
2	A	B	A	B	A	B
1	B	A	B	A	B	A
0	A	B	A	B	A	B
	0	1	2	3	4	5



2 MCMs/wafer


Stitched MCM(96mmX96mm)

3	A	B	A	B
2	B	A	B	A
1	A	B	A	B
0	B	A	B	A
	0	1	2	3





1 MCM/wafer

MCM(70mmX70mm)





MCM(96mmX96mm)



0.8μm line at stitch boundary with 0.25μm overlap

MCM439 RT Resistance Data




Number of RT tested Structures/wafer:288

RT tested stitched structures/wafer:96

200mm MCM Wafer Map




MCM
(35mmX35mm)



16 MCMs/wafer
(62.3% wafer area)




Stitched MCM
(70mmX70mm)



2 MCMs/wafer
(31.2% wafer area)


MCM
(48mmX48mm)



6 MCMs/wafer
Reticle: 48mmX48mm
(44% wafer area)




Stitched MCM
(96mmX96mm)



1 MCM/wafer
Largest MCM for 4masks/layer
(29.3% wafer area)








- **Combination of i-line and direct write lithography can reduce total number of masks**
- **Only critical layers containing 0.8-1 μ m lines can use i-line lithography**
- **Direct write lithography suitable for wider(>1 μ m) lines**
- **Utilize full wafer real estate**



Full Wafer MCM








Full Wafer MCM Packaging Development



Full wafer (200 mm) S-MCM

Stitched i-line patterning
(96 x 96 mm² on MCM)




Full wafer Assembly
(Future)

Full-wafer flip-chip
bonding

Key fabrication processes demonstrated for full-wafer S-MCM's with lossless superconductive interconnects

Heidelberg direct-write patterning for fan-out wiring (> 1 μm)





- Evaluated large MCM (48 x 48 mm²) with single i-line mask exposure
- Demonstrated flip-chip packaging of 20 x 20 mm² SFQ chips on MCM
- Developed sequential exposure of two photomasks (A and B), with small overlap (stitched) , to realize larger combined MCM (up to 96 x 96 mm²) circuit
- Combination of i-line and direct write photolithography demonstrated full wafer MCM fabrication capability



Acknowledgements



Mark Gouker, Jonilyn Yoder, Leonard M. Johnson, Dan Pulver

Sergey Tolpygo
Vlad Bolkhovskiy
Alex Wynn
Scott Zarr
Ravi Rastogi
Evan Golden
David Kim

Rabindra Das
Peter Murphy
Karen Harmon
Justin Mallek
Terry Weir
Rich D'Onofrio
Neel Parmer

Mike Augeri
Peter Baldo
Michael Hellstrom
Gerry Holland
Chris Thomaraj
Tom Slanda

Microelectronics Laboratory

