

Waferscale Superconducting MCM

Rabindra N. Das

LINCOLN LABORATORY MASSACHUSETTS INSTITUTE OF TECHNOLOGY

244 Wood Street • Lexington, Massachusetts 02421-6426

DISTRIBUTION STATEMENT A. Approved for public release. Distribution is unlimited.

This material is based upon work supported by the Under Secretary of Defense for Research and Engineering under Air Force Contract No. FA8702-15-D-0001. Any opinions, findings, conclusions or recommendations expressed in this material are those of the author(s) and do not necessarily reflect the views of the Under Secretary of Defense for Research and Engineering.

© 2023 Massachusetts Institute of Technology.









- Superconducting Electronics For High-Performance Computing
- S-MCM Flip-Chip Approach
- Objectives
- S-MCM packaging
- Large MCM with single mask exposure
- Snitched MCM
- Waferscale MCM
- Summary







MIT-LL SCE Fabrication Process





- High speed and ultralow switching energy
- Lossless data transmission
- Waferscale integration

Superconducting Multi-Chip Module (S-MCM)





- 10-20-ohm data line
- μ-bump pitch: 35 μm

Cross sectional view

Advantages of MCM Process:

- μ-bump on MCM side
- Known good chips
- Combine multiple technologies

Quantum Co

16 Chip MCM





16-chip MCM:32mm X 32mm SFQ Chip:5mmX5mm







Develop a cryogenic package with the following attributes:

- Large MCM
 - Single mask exposure (>32mmX32mm)
 - Stitched mask (Stitched MCM)
 - Combined lithography (Waferscale MCM)
- Large scale integration
 - Accommodate multiple size chips
- Reliable
- Compatible with SFQ, CMOS and Qubit packaging



S-MCM Packaging











S-MCM

Solder Coated µ-Bump





Resistance:50-100 $\mu\Omega$ /bump @4K



Demonstrate flip-chip packaging of 20 x 20 mm² chips on MCM









- Demonstrate 0.8-mm lines around periphery for 48 x 48 mm² MCM with single mask exposure
- Demonstrate MCM bonding with two 20 x 20 mm² chips



Large Superconducting Chip







MCM:32mmX32mm 16 (5mmX5mm) chips

MCM:48mmX48mm 2 (20mmX20mm) chips



Stitched S-MCM





Stitched MCM (70mmX70mm)





2 MCMs/wafer



Stitched MCM(96mmX96mm)





1 MCM/wafer



MCM439 RT Resistance Data



Number of RT tested Structures/wafer:288

RT tested stitched structures/wafer:96

200mm MCM Wafer Map









Full Wafer MCM







- Combination of i-line and direct write lithography can reduce total number of masks
- Only critical layers containing 0.8-1µm lines can use i-line lithography
- Direct write lithography suitable for wider(>1µm) lines
- Utilize full wafer real estate





Full Wafer MCM









MCM 96mmX96mm

stitched MCM







Full Wafer MCM Packaging Development





Full wafer (200 mm) S-MCM



Full-wafer flip-chip bonding



Full wafer Assembly (Future)

Key fabrication processes demonstrated for fullwafer S-MCM's with lossless superconductive interconnects



Stitched i-line patterning (96 x 96 mm² on MCM)

Heidelberg direct-write patterning for

fan-out wiring

(> 1 μm)





- Evaluated large MCM (48 x 48 mm²) with single i-line mask exposure
- Demonstrated flip-chip packaging of 20 x 20 mm² SFQ chips on MCM
- Developed sequential exposure of two photomasks (A and B), with small overlap (stitched), to realize larger combined MCM (up to 96 x 96 mm²) circuit
- Combination of i-line and direct write photolithography demonstrated full wafer MCM fabrication capability



Acknowledgements







Mark Gouker, Jonilyn Yoder, Leonard M. Johnson, Dan Pulver

Sergey Tolpygo Vlad Bolkhovsky Alex Wynn Scott Zarr Ravi Rastogi Evan Golden David Kim Rabindra Das Peter Murphy Karen Harmon Justin Mallek Terry Weir Rich D'Onofrio Neel Parmer

Mike Augeri Peter Baldo Michael Hellstrom Gerry Holland Chris Thomaraj Tom Slanda

Microelectronics Laboratory



