

# REPP 2021


November 3 , 2021

## Heterogeneous Integration Roadmap An Overview

William (Bill) Chen


WR (Bill) Bottoms & Ravi Mahajan

In Collaboration with Heterogeneous Integration Roadmap (HIR) Technical Working Groups Team



## Agenda

- REPP Symposium Goal
- Covid 19 & Digital Transformation
- Coming to End of Technology Scaling
- Heterogeneous Integration Roadmap
- Innovations in Heterogeneous Integration Rising Everywhere
- Summary



## REPP 2021 Symposium Goals

- This symposium will focus on quantitative methods for reliability, accelerated testing and probabilistic assessment of the useful lifetime of Heterogeneous Integration components including electronic, photonic, and MEMS and sensor packages and sub-systems across different markets & applications.
- Includes failure modes, mechanisms, testing schemes, accelerated testing, stress levels, environmental stresses and machine learning methods for developing and fielding reliable products for the market places.
- The intent is to bring together electrical, reliability, materials, mechanical, and computer engineers and applied scientists from around the world to address the state-of-the-art and future directions in all the interconnected fields of electronic and photonic packaging, with an emphasis on various reliability-related science & technology: design-for-reliability, manufacturing, reliability modeling, accelerated testing, real-time sustainment (prognostics and health management) and digital twins.



## COVID-19 Pandemic

- **As we go through the pandemic, we are seeing millions of infections & staggering loss of life, but also incredible heroism, sacrifice, and resilience.**
- **The rapid advancement of vaccine science, and comprehensive vaccines deployment are tremendous achievements in global collaboration**
- **While the Delta Covid Variants are surging, we are hopeful in rapid growth of vaccination. We are optimistic to meet face to face once more not too far into the future**


2006 Dec 31	2021 May
<ul style="list-style-type: none"> <li>Exxon Mobil</li> <li>General Electric</li> <li>Gasparrom</li> <li>Microsoft</li> <li>Citicorp</li> <li>Bank of America</li> <li>Royal Dutch Shell</li> <li>BP</li> <li>PetroChina</li> <li>HSBC</li> </ul>	<ul style="list-style-type: none"> <li>Apple</li> <li>Microsoft</li> <li>Saudi Arabia Oil</li> <li>Amazon</li> <li>Alphabet</li> <li>Facebook</li> <li>Tencent</li> <li>Alibaba</li> <li>Berkshire Hathaway</li> <li>TSMC</li> </ul>

Source 2006 & 2020: Statista & FxSSI

**Technology Companies are leading the digital transformation of the global economy and fueling the AI & ML revolution**

## 40 Years Of Progress In Computing

Source: John Hennessy (Chairman Alphabet) Plenary presentation at DARPA ERI Conference July 23 2018



## Moore's Law Economics meeting Headwinds

Source : AMD Lisa Su "Delivering Future of High Performance Computing" Plenary Presentation DARPA ERI Conference July 15, 2019.



## Technology Scaling Trends: Exascale in 2021... and then what?

John Shalf (LBNL) "Computing Beyond Moore's Law" International Supercomputer Conference June 18 2019




Figure courtesy of Kunle Olukotun, Lance Hammond, Herb Sutter, and Burton Smith - extended by John Shalf

## Technology Roadmapping History



1991

World's first Open Source Technology Roadmap, the National Technology Roadmap for Semiconductors (NTRS) sponsored by the US Semiconductor Industry Association (SIA).

1998

NTRS expanded forming the first Global Technology Roadmap. Europe, Japan, Taiwan, and Korea joined. It was renamed International Technology Roadmap for Semiconductors (ITRS).

2014

The benefits of Moore's Law scaling diminishing and decision was made to end ITRS.

2016

The last edition of the ITRS was published July 8, 2016



### IEEE Press Release 10-10-2019

PISCATAWAY, N.J.--([BUSINESS WIRE](#))--IEEE, the world's largest technical professional organization dedicated to advancing technology for humanity, today announced the 2019 release of the **Heterogeneous Integration Roadmap (HIR), a roadmap to the future of electronics identifying technology requirements and potential solutions. The primary objective is to stimulate pre-competitive collaboration among industry, academia and government to accelerate progress. The roadmap offers professionals, industry, academia and research institutes a comprehensive, strategic forecast of technology over the next 15 years. The HIR also delivers a 25-year projection for heterogeneous integration of emerging devices and materials with longer research-and-development timelines**

## Heterogeneous Integration Roadmap (HIR)




Launched 10-10-2019  
24 chapters  
590 Pages  
Free download  
Download Link  
<https://eps.ieee.org/technology/heterogeneous-integration-roadmap>

- Sponsored by 3 IEEE Societies (EPS, EDS & Photonics) together with SEMI & ASME Electronics & Photonics Packaging Division
- Comprehensively covering microelectronics technology ecosystem
- Articulates state-of-the-art Advances in Technology & Science, Future directions, Significant roadblocks & Potential solutions
- HIR is the Knowledge Roadmap & Knowledge Supply Chain for the Heterogeneous Future
- The 2021 HIR Edition will be launched December 2021



“Cramming More Components onto Integrated Circuits,” *Gordon Moore, Electronics*, pp. 114–117, April 19, 1965.



**VII. HEAT PROBLEM**  
It will be possible to remove the heat generated by tens of thousands of components in a single silicon chip. If we could shrink the volume of a standard high-speed digital computer to that required for the components themselves, we would expect it to glow brightly with present power dissipation. But it won't happen with integrated circuits. Since integrated electronic structures are two dimensional, they have a surface available for cooling close to each corner of heat generation. In addition, power is needed primarily to drive the various lines and capacitances associated with the system. As long as a function is confined to a small area on a wafer, the amount of energy which must be driven is distinctly limited. In fact, it is possible to operate the structure at higher speeds with less power per unit area.

**VIII. DAY OF RECKONING**  
Clearly, we will be able to build such component-oriented equipment. Next, we ask under what circumstances we should do it. The total cost of making a particular system function must be minimized. To do so, we could amortize the engineering over several identical items, or evolve flexible techniques for the engineering of large functions so that no disproportionate expense need be borne by a particular array. Perhaps newly devised design automation procedures could translate from logic

diagram to technological realization without any special engineering.  
It may prove to be more economical to build large systems out of smaller functions, which are separately packaged and interconnected. The availability of large functions, combined with functional design and construction, should allow the manufacturer of large systems to design and construct a considerable variety of equipment both rapidly and economically.

**IX. LINEAR CIRCUITRY**  
Integration will not change linear systems so radically as digital systems. Still, a considerable degree of integration will be achieved with linear circuits. The lack of large-value capacitors and inductors is the greatest fundamental limitation to integrated electronics in the foreseeable future. By their very nature, such elements require a large range of energy as a volume. For high Q circuits, the volume of energy is large. The incomplete integration of volume and integrated electronics is obvious in the case of piezoelectric crystals, can be overcome in some applications for tuning functions. Inductors and capacitors will be with us for some time. Amplifiers of the future might well consist of a small, integrated structure in a small fraction of a degree will allow the construction of oscillators with optimal stability.

Even in the microwave area, structures included in the definition of integrated electronics will become increasingly important. The ability to make and assemble components small compared with the wavelengths involved will allow the use of lumped parameter design, at least at the lower frequencies. It is difficult to predict at the present time just how extensive the invasion of the microwave area by integrated electronics will be. The successful realization of such items as phased-array antennas, for example, using a multiplicity of integrated microwave power sources, could completely revolutionize radar.

### “VIII. DAY OF RECKONING

-----The total cost of making a particular system function must be minimized. To do so, we could amortize the engineering over several identical items, or evolve flexible techniques for the engineering of large functions so that no disproportionate expense need be borne by a particular array.”





Revisiting Dr Gordon Moore's words today.

“It may prove to be more economical to build large systems out of smaller functions, which are separately packaged and interconnected. The availability of large functions, combined with functional design and construction, should allow the manufacturer of large systems to design and construct a considerable variety of equipment both rapidly and economically.”

HI is the integration of separately manufactured components into a higher-level assembly (including SIP & Chiplets) that, in the aggregate, provides enhanced functionality and improved cost, performance & time to market

A visionary message for Chiplets, System-in-Package & Heterogeneous Integration







## Beyond Miniaturization Tunnel



Photo credit: Prof. H.-S.P. Wong, Stanford

At 2020 ERI Conference the Plenary Speaker, (Prof Philip Wong, Stanford University, and TSMC Chief Scientist) gave talk "Future is System Integration. He illustrated semiconductor research near the end Moore's Law like a person walking out of a long tunnel seeing green field & sun light.


During Moore's Law time the single focus is miniaturization towards the next set of nodes.

As one emerges from the miniaturization tunnel, opportunities for research outlook & innovations becomes infinitely brighter and broader.

32 Photo Source: S. Mitra, HIR Symposium Feb 24, 2021

## Innovations Rising everywhere!!


Explorations of new system & package architectures, new materials & new devices, and innovative solutions to design, cost, security, time to market





Presentation: "Accelerating Electronics and Photonics Innovation for Revolutionary Microsystems" Dr Gordon Keeler  
DARPA, Heterogeneous Integration Roadmap Annual Conference 02-24-2021




### Heterogeneous Integration in DARPA Electronics Resurgence Initiative (ERI)



17

### Adv Package Integrations at AMD : 2<sup>nd</sup> Gen EPYC Chiplets

Source: "Chiplets, How to utilize them, what can they do." Bryan Black: IMAPS keynote October 5-8, 2020



**Advance Package Chiplet Integration Technologies at Intel:  
 EMIB, Foveros & Co-EMIB**

Source: "Adv Package Architecture for Heterogeneous Integration" Ravi Mahajan , Next Gen Electronic System Workshop Binghamton Univ. 10-8 2020.

## FOCOS = Fan Out Chip on Substrate

Acknowledgement: :HIR Wafer Level Packaging Chapter John Hunt (ASE)

**APU + Memory**  
**GPU + Memory**  
**Networking**  
**SiP/ Modules**  
**AI**  
**Chiplets**

**Fan Out Compound Die**

**Fan Out Hybrid BGA Package**

**Capabilities:**

- 2/2 $\mu$ m L/S
- 6 Metal Layers
- 33x38mm FO
- 74x74mm Pkg

**Multiple products examples since January 2016**

- Hybrid solution: FO & BGA
- High density 2D & 3D interconnection in RDL Layers
- HD Fan Out & FlipChip

## Two 5G mmWave Antenna Modules

**IPHONE 11 PRO 5G mm WAVE TRANSCIVER/ANTENNA MODULE**

- mmWave Transceiver
- Power Manager
- Passives
- Flex Connector to Main PCB
- 16L Any-Layer Substrate
- Mold and Shielding
- PCB Antenna Patch Structure
- PCB Shield Structure

**SAMSUNG GALAXY S10 mmWave 5G ANTENNA MODULES**

Labels in image: Telephoto Camera, Wide-angle, 5G mmWave Antenna, Ultra Wide Camera, 3D Depth Camera, Main board, Battery, 5G mmWave Antenna, Speaker, 2G/3G/4G MID Antenna, Wireless Charging.

*Source: Prismark Partners & Binghamton University.*  
Acknowledgement: HIR Mobile Chapter

## Semiconductors used in Automotive Industry

Acknowledgment : T Meyer Keynote HIR Workshop IMAPS SiP Conference 08092021

Infotainment	Communication	Safety	Body Electronics	Chassis	Electronic System	Power Train
Dashboard	Comm Systems	Airbag	Control Module	ABS	Alternator	Engine Control
Audio	Local Network	Collision Avoidance	Seat, Window Control	Power Steering	Battery	Transmission
Entertainment	Bluetooth	Parking Assistance	Mirror	Traction Control	Starter	---
GPS	---	Rear Camera	Wiper	Active Suspension	Lighting	---
Navigation Display	---	TPMS	Lightning Control	---	---	---
---	---	---	---	---	---	---

- Increasing semiconductor content & value in Automotive Future
- 80% of Innovations in automotive enabled by semiconductors
- Envisioning Heterogeneous Integration – System, Function, Reliability, time to market?
- How would Adv Packaging Innovations in Mobile (5G & Smart Phonee) & High Performance Computing & Data Centers be made “applicable” to Automotive Future Applications
- Contributing to global sustainability, climate change & carbon neutral goals.

## Summary



- We are at a unique period in time where the global convergence of technology chaos & business disruption are suddenly joined by the Covid 19 Pandemic still spreading around the world.
- There is immense need for a pre-competitive technology roadmap addressing future vision, difficult challenges, potential solutions.
- Heterogeneous integration (e.g SiP & Chiplets) is a powerful technology direction for system/subsystem integration.
- Reliability is essential while complex for all market applications from IoT, automotive, 5G communications to data centers, advanced aerospace & defense products.
- We are looking forward to collaborations & innovations in reliability Science empowered by AI & M L, in this important area for the Heterogeneous Integration Roadmap.





# Heterogeneous Integration Systems: Ensuring Reliability


Abhijit Dasgupta  
Center for Advanced Life Cycle Engineering (CALCE)  
University of Maryland, College Park, MD 20742  
dasgupta@umd.edu

## Acknowledgment:

Richard Rao (Marvell Corporation), Shubhada Sahasrabudhe (Intel)








# Heterogeneous integration: SysMoore ('More than Moore')



Convergence of Semiconductor and Packaging Technologies



Source: Yole 2.5D/3D Business Update 2015



# Heterogenous integration




- ❑ Electronic (Passive/Active)/Photonic/MEMS/Sensor devices
- ❑ Digital; Analog; Logic; Memory; Power; RF
- ❑ System, Package (Chiplets) and Wafer levels, including Interconnects and Substrates
- ❑ 2.5D and 3D Packaging technologies



Photonic switching devices and SIP concepts

[https://eps.ieee.org/images/files/HIR\\_2019/HIR1\\_ch09\\_photonics.pdf](https://eps.ieee.org/images/files/HIR_2019/HIR1_ch09_photonics.pdf)



## HIR Technical Working Groups

3-8-2018



### HI for Market Applications

- Mobile
- IoT
- Medical, Health & Wearables
- **Automotive**
- High Performance Computing & Data Center
- Aerospace & Defense

### Heterogeneous Integration Components

- Single Chip and Multi Chip Packaging (including Substrates)
- **Integrated Photonics**
- Integrated Power Electronics
- MEMS & Sensor integration
- RF and Analog Mixed Signal

### Cross Cutting topics


- Materials & Emerging Research Materials
- Emerging Research Devices
- Interconnect
- Test
- Supply Chain
- Security
- Thermal Management

### Integration Processes

- SiP
- 3D +2.5D
- WLP (fan in and fan out)

### Design & Reliability

- Co-Design
- Modeling and Simulation
- **Reliability**



# Reliability is a cross-cutting TWG: Cross-TWG interactions




	Reliability Targets	Life Cycle Conditions	Design for Reliability	Manufacturing for Reliability	Qualification for Reliability	Sustaining for Reliability	Supply Chain	Life Cycle Economics & Cost
Applications	Mobile; IoT; MHW; Automotive; HPC; Aerospace		Electromigration; Materials; Co-Design and Simulation; SCMCI; WLP; 2.5D/3D; Interconnects; SIP; Photonics; MEMS/Sensors; Power; RF/Analog; Test	Mobile; IoT; MHW; Automotive; HPC; Aerospace	Mobile; IoT; MHW; Automotive; HPC; Aerospace	Mobile; IoT; MHW; Automotive; HPC; Aerospace	Supply Chain TWG	No TWGs yet ??
Package Integration		WLP; 2.5D/3D; Interconnects; SIP; SCMCI; Test		WLP; 2.5D/3D; Interconnects; SIP; SCMCI	WLP; 2.5D/3D; Interconnects; SIP; SCMCI; Security			
SIP Technologies		Photonics; MEMS/Sensors; Power; RF/Analog; Test		Photonics; MEMS/Sensors; Power; RF/Analog; Test	Photonics; MEMS/Sensors; Power; RF/Analog; Security			





## HI System reliability

### Prognostics and Health Management



### Fusion of bottom-up physics and top-down AI approaches







# Reliable HI systems: Approach



**Top down:**  
Artificial Intelligence  
and Machine Learning




## Reliability Assurance Activities




Multi-physics/multi-scale HI systems  
require holistic cradle-to-grave  
methodology




**Bottom up:**  
Reliability Physics




# Reliability functions in product lifecycle








## HI systems: CPI challenges


- CPI issues are increasing with newer Si nodes
  - Device and packaging reliability were treated separately in old nodes
  - Advanced Si with low k, CPI requires co-development of device and package
- Low k and Ultra low k introduction
  - Fragile and poor adhesion
- Build up substrate
  - High CTE and warpage
- Pb free or Cu pillar interconnect
  - Higher modulus
- Complex die
  - Big die size
  - Higher power
- Bump on trace
- More advanced packaging induced board-chip-package interaction
  - WLP
  - 2.5D/3D
  - Big FCBGA

















## HI systems reliability

**Impact of Flip Chip Package on 3D chip-stack (CPI)**


- Stress induced by Cu-pillars on low-K
- Stress induced by overmold, laminates CTE mismatch
- ...

**Impact of TSV/uBump on top die**

- Built-in stress
- Stress varies as function of temperature

**Impact of 3D-SIC bonding on dies**

- Stress during bonding
- Stress due to underfill CTE mismatch
- ...



**Impact of die thinning**

- Releases stress
- Strength of die
- ...

**Impact of TSV on bottom die**







- Built-in stress
- Stress varies as function of temperature
- ...

**Stress/strain can lead to**

- mechanical failures due to delamination, peel, fatigue, ...
- electrical impact due to parameter shifts, increased variability, EM, ...

**Multi-scale**

Source: IMEC

## CBPI-induced degradation and failure modes

**SHE-induced FEOL failure modes**

**Electromigration**

$I_{max} \sim \exp(E_a / k_B T)$  EM Rule reduced

Impact of JHE

BTI, HCI, & TDDB LT reduced

$LT \sim \exp(E_a / k_B T)$

Heat transfer from FinFET to metal

Source: Xilinx, IRPS 2016

**CPI-induced MEOL/BEOL failure modes**

**Reliability**

Pumping

Via material, process

Silicon crystal orientation, P/N

Barrier layer material

Insulation liner material and thickness

TSV pitch, diameter

Source: Synopsys

TSV extrusion and de-lamination - Tezama, RTI 2009

**Mobility change**

Radial tension - Circumferential compression


Transverse Direction

Distance from the along X, um

Performance shifting due to TSV stress - IMEC, VLSI 2010

**Microbumps:**

- Material anisotropy
- Length-scale effects



**ELK crack**

Mediatek, 2017 IRPS

Circular crack on RDL 2

Crack







Circular crack on BEOL



Concentrated on the edge

Source: IBM

DOI.org/10.1557/mrs.2015.29

DOI:10.1016/j.scriptamat.2020.01.005



## Influence of manufacturing quality on reliability

DOI: 10.1080/14783363.2016.1224086

Design/ Material/ Process variability  
Use / Accelerated Test condition variability

**Process metrology poses significant challenge for HI Systems**

## Qualification and testing: Reliability validation/verification

**The changing and challenging landscape**

**Need for dynamic, flexible models and methods**

Extreme environments

Extreme usages/  
lifetime

Latest tech nodes

Diverse components

New failure modes

Wide range of Rel tests

Innovative FA/FI

Stochastic modeling

Field Telemetry

Reliability Physics

Test time optimizations

Digital Twin feedback loop

**Multi-physics methods** to quantify 'stress' and 'strength' distributions at potential sites of failure

**Qualification testing** needs to be Customized, Knowledge-based and Innovative

**Data feedback loop with Digital Twins** to validate failure characteristics and run virtual experiments


**Integrated PHM** - Self-cognizant, intelligent, bio-mimetic hardware to 'age with grace'

**Source: Sahasrabudhe (Intel)**

## Reliability challenges: Future outlook



		Reliability Targets	Life Cycle Conditions	Design for Reliability	Manufacturing for Reliability	Qualification for Reliability	Sustainment for Reliability	Supply Chain
Applications	Mobile	<p><b>1-5 Years:</b> Multi-physics fusion approaches for reliability assurance</p> <ul style="list-style-type: none"> <li>• Bottom-up <i>Reliability Physics</i> based approaches, tools, infrastructure</li> <li>• Top-down <i>Machine Learning &amp; AI</i> based approaches, tools, infrastructure</li> </ul> <p><b>5-10 Years:</b> Fusion approaches for co-design (based on 'digital twins') and life-cycle PHM of next-gen robust HI systems</p> <ul style="list-style-type: none"> <li>• Fault-tolerant systems</li> <li>• Resilient systems</li> </ul> <p><b>10-15 Years:</b> Fusion approaches for intelligent, adaptive, reconfigurable products with integrated autonomous life-cycle management capability</p> <ul style="list-style-type: none"> <li>• Intelligent, self-cognizant systems</li> <li>• Self-healing systems</li> </ul>						
	IoT							
	Medical, Health and wearables							
	Automotive							
	HPC & Data Centers							
Package Integration	Aerospace and Defense							
	WLP (FO/FI)							
	2.5D and 3D integration							
	Wafer Singulation and Thinning							
	Chip-package interactions (CPI)							
Technologies	Interconnects (TSV8s, μbumps, wirebonds, Flip Chip solder joints)							
	Substrates/Interposers							
	Board Assembly							
	SOC/SIP/SOP <sup>9</sup> formats							
	Microelectronics > 10 nm							
	Microelectronics <10 nm							
	Photonics & optics							
MEMS and sensors								
Power electronics								
Energy sources (Batteries/PV <sup>6</sup> /FC <sup>7</sup> )								
RF/Analog Devices								



## Current members of reliability TWG:



1. Abhijit Dasgupta, Univ of Maryland; dasgupta@umd.edu
2. Richard Rao, Marvell; richardrao@marvell.com
3. Shubhada Sahasrabudhe, Intel; shubhada.h.sahasrabudhe@intel.com
4. Willem D. van Driel; Signify; willem.van.driel@signify.com
5. Przemyslaw J. Gromala; Bosch; PrzemyslawJakub.Gromala@de.bosch.com
6. Hualiang Shi; Lyft; hualiang.shi@gmail.com
7. Albert Wang; Univ of California Riverside, aw@ece.ucr.edu
8. Pradeep Lall; Auburn University; [lallpra@auburn.edu](mailto:lallpra@auburn.edu)
9. Bo Ericsson, Ericsson, [bo.e.eriksson@ericsson.com](mailto:bo.e.eriksson@ericsson.com)
10. Siva Shivashankar, Google, [rsivasankar@google.com](mailto:rsivasankar@google.com)
11. SAAB rep

